As we look beyond the petascale era, accelerators such as graphics processing units (GPUs), field-programmable gate arrays (FPGAs), and Intel many integrated cores (MIC), as well as upcoming integrated hybrid processing cores are expected to play a preeminent role in architecting the largest systems in the world. While there is significant interest in these architectures, much of this interest is an artifact of the hype associated with them. With the rapid proliferation of different forms and flavors of accelerators in the market, understanding their capabilities and shortcomings is an important part of their ability to impact the largest systems in the world.
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Despite the importance of such architectures, research in gaining such understanding of these accelerators is still up and coming. This special issue focuses on understanding the implications of accelerators on the architectures and programming environments of future systems. It seeks to ground accelerator research through studies of application kernels or whole applications on such systems, as well as tools and libraries that improve the performance or productivity of applications trying to use these systems.
In this issue
This issue brings forward two papers along this focus area, one on the ability of GPUs in speeding up synthetic aperture radar (SAR) image change detection, and the second on modeling and performance prediction on GPU architectures.
In ''Parallel unsupervised SAR image change detection on GPU'', Zhu et al. present a new approach to parallelize SAR image change detection on GPUs. They propose a two-step process that first generates the difference image based on a log-ratio operator, and then detects changes in the difference image using a modified fuzzy c-means clustering algorithm. PLog-FLCM is implemented on AMD Accelerated Parallel Processing SDK based on the Open Computing Language (OpenCL). The authors describe the parallelization characteristics and implementation details of the proposed PLog-FLICM algorithm and demonstrate through a thorough experimental evaluation on several SAR images that the proposed algorithm outperforms other algorithms, and the designed parallel algorithm can greatly reduce the computational time of change detection algorithm. Furthermore, the paper also investigates the performance portability of PLog-FLICM in the different CPU and GPU platforms.
In ''Modeling and predicting performance of high performance computing applications on hardware accelerators'', Meswani et al. tackle the complexity associated with porting applications to accelerator architectures by providing a mechanism to predict the performance applications would achieve before porting them to such architectures. Specifically, the authors present a performance-modeling framework that predicts application performance rapidly and accurately for hybrid-core systems. The performance predictions of two full-scale HPC applications, HYCOM and Milc, are also presented in the paper for two forms of accelerators: GPUs and FPGAs.
We hope the articles in this special issue will provide relevant insights into the emerging trends in parallel programming models and systems software for HEC systems.
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